Laboratory 1

(Due date: **002/003**: September 19th, **004**: September 20th)

OBJECTIVES

- ✓ Introduce VHDL Coding for FPGAs.
- ✓ Learn to write testbenches in VHDL.
- ✓ Learn the Xilinx FPGA Design Flow with the ISE 14.7 Webpack: Synthesis, Simulation, and Bitstream Generation.
- ✓ Learn how to assign FPGA I/O pins and download the bitstream on the Nexys[™]-4 DDR Artix-7 FPGA Board.

VHDL CODING

✓ Refer to the <u>Tutorial</u>: <u>VHDL for FPGAs</u> for a list of examples.

NEXYS[™]-4 DDR ARTIX-7 FPGA BOARD SETUP

- The Nexys-4 DDR Board can receive power from the Digilent USB-JTAG Port (J6). Connect your Board to a computer via the USB cable. If it does not turn on, connect the power supply of the Board.
- Nexys-4 DDR documentation: Available in <u>class website</u>.

FIRST ACTIVITY (100/100)

PROBLEM: A lock is opened $(f='1')$ only for three combinations of switches: 0110, 1000,	ABCDF
1110, where '1' represents the ON position of a switch and '0' the OFF position.	0 0 0 0
✓ Complete the truth table for this circuit:	0 0 0 1 0
	0 0 1 1
	0 1 0 0
✓ Simplify the Boolean expression:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Chilphily the Boolean expression	0 1 1 0
f =	1000
	1 0 0 1
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	1 1 0 0
	1 1 0 1
	1 1 1 0

XILINX FPGA DESIGN FLOW:

- ✓ Create a new ISE Project. Select the **XC7A100T-1CSG324 Artix-7 FPGA** device.
- ✓ Write the VHDL code that implements the simplified Boolean expression. Synthesize your circuit (Synthesize XST)
- ✓ Write the VHDL testbench to test the circuit for every possible combination of the inputs.
- ✓ Perform Functional Simulation (Simulate Behavioral Model). **Demonstrate this to your TA.**
- ✓ I/O Assignment: Create the UCF file. Use SW0-SW3 on the Nexys-4 DDR Board for the inputs, and LED(0) for the output
- ✓ Implement your design (Implement Design).
- ✓ Perform Timing Simulation (Simulate Post-Place & Route Model). Demonstrate this to your TA.
- ✓ Generate the bitstream file (Generate Programming File).
- ✓ Download the bitstream on the FPGA (Configure Target Device) and test. **Demonstrate this to your TA.**
- Submit (<u>as a .zip file</u>) the generated files: VHDL code, VHDL testbench, and UCF file to Moodle (an assignment will be created). DO NOT submit the whole ISE Project.

TA signature:	Date:
---------------	-------

1 1 1 1